



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/507,825	02/22/2000	Shunpei Yamazaki	SEL 162	2841

7590 09/09/2003

Mark J. Murphy  
Cook, Alex, McFarron, Manzo, Cummings & Mehler Ltd  
200 West Adams Street  
Suite 2850  
Chicago, IL 60606

EXAMINER

LEWIS, DAVID LEE

ART UNIT	PAPER NUMBER
----------	--------------

2673

16

DATE MAILED: 09/09/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/507,825

Applicant(s)

YAMAZAKI ET AL.

Examiner

David L Lewis

Art Unit

2673

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on 07 August 2003.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☐ Claim(s) \_\_\_\_\_ is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) 1-80 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All   b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 15.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

### DETAILED ACTION

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

1. **1-4, 11-14, 21-24, 31-34, 41-44, 51-54, 61-64, and 71-74 are rejected under 35 U.S.C. 102(e) as being anticipated by Kubota et al. (6067066).**

2. **As in claim 1, Kubota et al. teaches** of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, **figure 2 item 10**; and at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**, wherein of m bit digital video data inputted from the external. upper n bit data and lower (m - n) bit data are used as gradation voltage information and time gradation information, respectively, where m and n are both positive integers equal to or larger than 2 and satisfy  $m > n$ , **figures 1, 14, or 24, column 23 lines 15-53**. Wherein

Kubota teaches of  $n$  bit data being input externally, with upper bit corresponding to  $m$  and lower bit corresponding to  $k$ , wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the  $2^k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2^m$  gradation power source lines PL. Gradation is achieved over time.

3. **As in claim 11, Kubota et al. teaches** of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, **figure 2**; at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**, and a circuit for converting  $m$  bit digital video data inputted from the external into  $n$  bit digital video data for gradation voltage, and for supplying said source driver with said  $n$  bit digital video data ( $m$  and  $n$  are both positive integers equal to or larger than 2, in  $> n$ ). wherein one frame of image consists of  $2^{m-n}$  sub-frames to perform time gradation display, **figures 1, 14, or 24, column 23 lines 15-53**. Wherein Kubota teaches of  $n$  bit data being input externally, with upper bit corresponding to  $m$  and lower bit corresponding to  $k$ , wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the  $2^k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2^m$  gradation power source lines PL. Gradation is achieved over time.

4. **As in claim 21, Kubota et al. teaches** of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, **figure 2**; at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**, and a circuit for converting  $m$  bit digital video data inputted from the external into  $n$  bit

digital video data for gradation voltage and for supplying said source driver with said  $n$  bit digital video data ( $m$  and  $n$  are both positive integers equal to or larger than 2. in  $m > n$ ), wherein one frame of image consists of  $2^m - 2^n$  sub-frames to perform time gradation display, thereby obtaining  $(2^m - (2^m - 2^n - 1))$  patterns of gradation display, **figures 1, 14, or 24, column 23 lines 15-67**. Wherein Kubota teaches of  $n$  bit data being input externally, with upper bit corresponding to  $m$  and lower bit corresponding to  $k$ , wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the  $2^k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2^m$  gradation power source lines PL. Gradation is achieved over time.

5. **As in claim 31, Kubota et al. teaches of** a display device comprising a pixel region with a plurality of pixel TFTs arranged in matrix and at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**, wherein of  $m$  bit digital video data inputted from the external. upper  $n$  bit data and lower  $(m - n)$  bit data are used as gradation voltage information and time gradation information, respectively ( $m$  and  $n$  are both positive integers equal to or larger than 2.  $m > n$ ), **figures 1, 14, or 24, column 23 lines 15-53**, and wherein said source driver has a D/A converter circuit for converting said  $n$  bit digital video data into analog gradation voltage, **figure 1 and 14 items 17 and 18, figure 24 item 15**, wherein digital decoding and analog switching combine to form said D/A converter. Wherein Kubota teaches of  $n$  bit data being input externally, with upper bit corresponding to  $m$  and lower bit corresponding to  $k$ , wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during

one of the  $2^k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2^m$  gradation power source lines PL. Gradation is achieved over time.

6. **As in claim 41, Kubota et al. teaches** of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, **figure 2**; at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**; and a circuit for converting m bit digital video data inputted from the external into n bit digital video data for gradation voltage, and for supplying said source driver with said n bit digital video data (m and n are both positive integers equal to or larger than 2,  $m > n$ ), **figures 1, 14, or 24, column 23 lines 15-53**, wherein said source driver has a D/A converter circuit for converting said n bit digital video data into analog gradation voltage, **figure 1 and 14 items 17 and 18, figure 24 item 15**, wherein digital decoding and analog switching combine to form said D/A converter, and wherein one frame of image consists of  $2^{m-n}$  sub-frames to perform time gradation display, **column 25 lines 15-28**. Wherein Kubota teaches of n bit data being input externally, with upper bit corresponding to m and lower bit corresponding to k, wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the  $2^k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2^m$  gradation power source lines PL. Gradation is achieved over time.

7. **As in claim 51, Kubota et al. teaches** of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, **figure 2**, at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**,

and a circuit for converting  $m$  bit digital video data inputted from the external into  $n$  bit digital video data for gradation voltage, and for supplying said source driver with said  $n$  bit digital video data ( $m$  and  $n$  are both positive integers equal to or larger than 2. in  $m > n$ ), **figures 1, 14, or 24, column 23 lines 15-53**, wherein said source driver has a D/A converter circuit for converting said  $n$  bit digital video data into analog gradation voltage, **figure 1 and 14 items 17 and 18, figure 24 item 15**, wherein digital decoding and analog switching combine to form said D/A converter, and wherein one frame of image consists of  $2^m - 2^n$  sub-frames to perform time gradation display, thereby obtaining  $(2^m - (2^m - 2^n - 1))$  patterns of gradation display, **column 25 lines 15-67**. Wherein Kubota teaches of  $n$  bit data being input externally, with upper bit corresponding to  $m$  and lower bit corresponding to  $k$ , wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the  $2^k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2^m$  gradation power source lines PL. Gradation is achieved over time.

8. **As in claim 61, Kubota et al. teaches** of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, **figure 2**, at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**; a circuit for converting  $m$  bit digital video data inputted from the external into  $n$  bit digital video data for gradation voltage ( $m$  and  $n$  are both positive integers equal to or larger than 2,  $m > n$ ), **figures 1, 14, or 24, column 23 lines 15-53**; and a D/A converter circuit for converting said  $n$  bit digital video data into analog video data to input the converted data to said source driver, **figure 1 and 14 items 17 and 18, figure 24 item 15**, wherein digital decoding and analog switching combine to form said D/A converter, wherein one frame of image consists of  $2^m - 2^n$  sub-frames to perform time gradation

display, **column 25 lines 15-28**. Wherein Kubota teaches of  $n$  bit data being input externally, with upper bit corresponding to  $m$  and lower bit corresponding to  $k$ , wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the  $2k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2m$  gradation power source lines PL. Gradation is achieved over time.



9. **As in claim 71, Kubota et al. teaches** of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, **figure 2**; at least one source driver and at least one gate driver for driving said pixel region, **figure 2 items 2 and 3**; a circuit for converting m bit digital video data inputted from the external into n bit digital video data for gradation voltage (m and n are both positive integers equal to or larger than 2,  $m > n$ ), **figures 1, 14, or 24, column 23 lines 15-53**; and a D/A converter circuit for converting said n bit digital video data into analog video data to input the converted data to said source driver, **figure 1 and 14 items 17 and 18, figure 24 item 15**, wherein digital decoding and analog switching combine to form said D/A converter, wherein one frame of image consists of  $2^{m-n}$  sub-frames to perform time gradation display, thereby obtaining  $(2^m - (2^{m-n} - 1))$  patterns of gradation display, **column 25 lines 15-67**. Wherein Kubota teaches of n bit data being input externally, with upper bit corresponding to m and lower bit corresponding to k, wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the  $2^k$  periods, increasing in time like a staircase to the desired gradation voltage as applied by the  $2^m$  gradation power source lines PL. Gradation is achieved over time.

Art Unit: 2673

10. As in claims 2, 3, 12, 13, 22, 23, 32, 33, 42, 43, 52, 53, 62, 63, 72, and 73 Kubota et al. teaches of wherein said m is 8/12 and said n is 2/4, column 23 lines 15-53, wherein m and n are integers covering said values. As in claims 4, 14, 24, 34, 44, 54, 64, and 74, Kubota et al. teaches of wherein said display device is a liquid crystal display device, column 19 lines 60-62.

***Claim Rejections - 35 U.S.C. § 103***

**The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:**

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

11. Claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kubota et al. (6067066) in view of Takano et al. (6165824), Sasaki et al. (6459416), and Hasegawa et al. (6335717).

12. As in claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80, Kubota et al. teaches of the invention as applied above to claims 1, 11, 21, 31, 41, 51, 61, and 71, however Kubota is silent as to said various display types. Said display types of claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80 represent display systems well known in the art of displays, any of which would have been obvious to the skilled artisan at the time of the invention of Kubota et al. to implement them in a display

system as taught by Kubota et al., given that such an active matrix type display system as taught by Kubota et al. is well known in incorporated in each of said display types. In support of said display types being obviously well known **Takano et al., figures 12A-F, Sasaki et al., column 1 lines 10-17, and Hasegawa et al., column 1 lines 7-45,** teaches of said various display types as well known in the art of displays, as found in claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80.

### ***Response to Arguments***

Applicant's arguments with respect to claims 1-80 have been considered but are moot in view of the new ground(s) of rejection. Rejection over Kubota et al. is modified to clear up any uncertainty about time gradation being achieved. Wherein Kubota teaches of n bit data being input externally, with upper bit corresponding to m and lower bit corresponding to k, wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the 2k periods, increasing in time like a staircase to the desired gradation voltage as applied by the 2m gradation power source lines PL. Gradation is achieved over time. Sasaki et al. added as support for the rejection of the dependant claims. Sasaki et al. teaches of the Applicants invention with the exception of the bit conversion being slightly modified wherein upper and lower bits are not distinguished in Sasaki et al., to achieve the time gradation, but Sasaki teaches of the same result.

Art Unit: 2673

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David L Lewis whose telephone number is 703 306-3026. The examiner can normally be reached on M, T, TH, F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703 305-4938.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 305-4700.

**Any response to this action should be mailed to:**

Commissioner of Patents and Trademarks  
Washington, D.C. 20231

**or faxed to:**

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

---

dll  
September 5, 2003



BIPIN SHALWALA  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600